


## Aries 4B AMD Renoir FP6 Block Diagram



PCB BL STACK UP

LAYER 1: TOP  
 LAYER 2: SVCC  
 LAYER 3: IN1  
 LAYER 4: IN2(High)  
 LAYER 5: SGND  
 LAYER 6: IN3  
 LAYER 7: SGND  
 LAYER 8: BOT


Power Diagram



PROJECT : LS3  
Quanta Computer Inc.

Customer		Size	Document Number		Rev
BU2		Power Map	1A		
Friday, January 17, 2020		Sheet	05		










## APU DISPLAY and MISC

	(9,23,24,47,48)	+1.8V
(6,9,16,17,19,23,24,25,27,29,30,31,32,41,47)		+3V
	(9,23,44,48)	+VDDP
(6,9,18,23,24,32,40,41,47,48)		+1.8V_S5



05



Place near APU within 500mil  
CRB: SVC & SVD 22 ohm follow check list 0 ohm.








TYPE C DP



### VSS\_sense\_A for VDDCR and VDDCR\_SOC

## HDT+ Connector for Debug only





Board REV				Model
ID2	ID1	ID0		
0	0	0		EVT
0	0	1		EVT2
0	1	0		FVT
0	1	1		SVT
1	0	0		MVB





DRAM ID			Model
DRAM_ID2	DRAM_ID1	DRAM_ID0	
0	0	0	Samsung 8GB AKDSMZ5T519
0	0	1	Micron 8GB AKDSZUTL03
0	1	0	Hynix 8GB AKDSRG0TW21
0	1	1	Samsung 16GB AKDSSZT538
1	0	0	Micron 16GB AKDSG0T14
1	0	1	Hynix 16GB AKDSSGUTW04

LAYOUT: CLOSE TO EC (U11)			
FCH_SPI_S0_C	R233	15.1% 2	EC_MOSI (23)
FCH_SPI_S0_C	R273	15.1% 2	EC_CS# (23)
FCH_SPI_CLK_C	R257	15.1% 2	EC_SCK (23)
FCH_SPI_S1_C	R248	15.1% 2	EC_MISO (23)

NO SUPPORT

NO SUPPORT

EC-EVT-E21



STRAPS PINS



## REQUIRED STRAPS

	FCH_SPI_CLK_R	SYS_RST#
PULL HIGH	Use 48Mhz crystal clock and generate both internal and external clocks (pulled up VDD_33_S5) DEFAULT	normal reset mode (pulled up VDD_33_S5) DEFAULT


USB20_P0	USB20_P1	USB20_P2	USB20_P3	USB20_P4	USB20_P5	USB20_P6	USB20_P7
USB2.0 TYPEC DCIN	USB3.0 TYPEA	Card Reader	HD_CAM	USB2.0 TYPEC	USB3.0 TYPEA	FP	BT

USB30_P1	USB30_P4	USB30_P5
USB3.0 TYPEA	USB3.0 TYPEC	USB3.0 TYPEA



PROJECT : LS3  
Quanta Computer Inc.


Size Document Number CPU Decoupling 1 Rev 1A  
Date: Friday, January 17, 2020 Sheet 7 of 54



PROJECT :LS3  
Quanta Computer Inc.


Size	Document Number	Rev
	CPU Decoupling 2	1A
Date: Friday, January 17, 2020 Sheet 8 of 54		

**BOTTOM SIDE DECOUPLING UNDER APU**



PROJECT :LS3  
Quanta Computer Inc.

Size	Document Number	Rev
	GND	1A
Date:Friday, January 17, 2020	Sheet 10 of 54	













# Non-NB Footprint:bga200-hynix-h9hcnnnbkmalhr-0\_5s


## LPDDR4 CH-MBA




LPDDR4 CH-MBB




G517AH		
RSET(KQ)	Current	Limit(A)
7.68		2.7
10.5		2
21		1
42		0.5





## Back light




## GFX\_PWR\_SRC




APU IO Level1 (1.8V)  
2nd source:  
BAM78080000  
BAM30080000  
BAM5L060002











For ESD




## EC-EVT-E23



HDMI with Parade 8409A






# WLAN

## Mini Card WLAN/BT(Optional)

19






M2SSD\_PWREN SHOULD COME FROM EC  
NVMe (PCIe or M.2) devices should be powered by S0 rail to reduce power consumption in MS.  
SATA SSD should be powered by S5 rail as SATA SSD has DEVSLP feature to reduce power consumption.


(5,6,9,16,17,19,23,24,25,27,29,30,31,32,41,47)

+3V

20



DC Current rating: 2.1 A (MAX)



PROJECT : LS3  
Quanta Computer Inc.




Size	Document Number	Rev
	NGFF SSD M Key	1A
Date: Friday, January 17, 2020	Sheet 20 of 54	

M2SSD\_PWREN SHOULD COME FROM EC  
 NVMe (PCIe or M.2) devices should be powered by S0 rail to reduce power consumption in MS.  
 SATA SSD should be powered by S5 rail as SATA SSD has DEVSLP feature to reduce power consumption.


(5,6,9,16,17,19,23,24,25,27,29,30,31,32,41,47)

+3V

21




DC Current rating: 2.1 A (MAX)




PROJECT :LS3  
 Quanta Computer Inc.









# KEYBOARD Con.



## KB LIGHT CONN (14")




**PROJECT : LS3**  
**Quanta Computer Inc.**

Size	Document Number	Rev
1A	Keyboard/Keyboard Backlight	1A
Date: Friday, January 17, 2020	Sheet 25 of 54	




# Finger print




Pin No.	Symbol	Description
1	LED	LED SIGNAL
2	RESETN	MCU RESETN SIGNAL
3	GPIO_AL0	POWER SHIELD
4	DELINK	POWER STATUS
5	DGND	GROUND
6	DP	USB DATA+
7	DM	USB DATA-
8	D3V3	POWER 3.3V

# Touch Pad




Pin Number	Pin Name	Description
1	VDD	Power
2	I2C-CLK	I2C Clock
3	I2C-DAT	I2C Data
4	GND	Ground
5	NC	NC
6	NC	NC
7	ATTN	Attention
8	GPIO for LID CLOSE	LID Close



**PROJECT : LS3**  
**Quanta Computer Inc.**



Size	Document Number	Rev
	Touch Pad/Fingerprint	1A
Date: Friday, January 17, 2020		Sheet 27 of 54

# HOLE




WLAN Nut

SSD Nut




FAN




Thermal Sensor APU and Ambient

Placed near APU



Placed near Ambient




ADDRESS: 9AH

A7	A6	A5	A4	A3	A2	A1	A0
1	0	0	1	1	0	1	0

GMT	G753T11U		90h	AL000753000
Nuvoton	NCT7719W	SMBus Address	9Ah	AL007719000
GMT	G751-2P8F	SMBus Address	92h	AL000751016
GMT	G781-1P8	SMBus Address	9Ah	AL000781039


Thermal Sensor Charger



ADDRESS: 90H


A7	A6	A5	A4	A3	A2	A1	A0
1	0	0	1	0	0	0	0

Thermal Sensor SSD



ADDRESS: 92H

A2	A1	A0
1	0	0



# USB3+SD Daughter Board

30


U2B-TYPE A


U2B-TYPE AOU


U3B-TYPE A

U3B-TYPE A AOU


U2B CR







## TYPE-C Load Switch



## TYPE-C ADP Load Switch








Table 4. Function table<sup>[1]</sup>

EN	VBUS	VINT	ACK	Operation mode
L	< 2.5 V	X	Z	Under-voltage lockout; switch open
L	2.5 V < VBUS < V <sub>OVLO</sub>	X	L	Enabled; switch closed; charging mode
L	X	X	Z	Over-temperature protection; switch open
L	> V <sub>OVLO</sub>	X	Z	Over-voltage lockout; switch open
H	X	X	Z	Disable; switch open
X	X	VINT > VBUS	Z	Reverse Current Protection; Switch open

[1] H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state.


### 8.5 ACK output


The ACK output is an open-drain output that requires an external pull-up resistor. ACK pin indicates the state of the power switch, when no fault is detected and power switch is conducting, ACK will output low, otherwise it will stay at high impedance. The pull up resistor value is recommend to be 10KΩ to 200KΩ.




# TYPE-C ADP Load Switch


35

 A BU2	PROJECT :LS3 Quanta Computer Inc.			A
	Size	Document Number	Rev	
		TYPE-C ADP Load Switch	1A	
Date		Set	51	
Friday, January 17, 2020				






2019/05/9 by James Kuo  
Change net name +3VPCU to +3V\_ALW





USB Charge support	Ra	Rb
(No support)	Stuff	NA
(Support)	NA	Stuff



USB Charge support	Ra	Rb
(No suport)	Stuff	Unstuff
(Support)	Unstuff	Stuff

State	EN1	EN2	VDDQ	VTTREF	VTT
S0	High	High	ON	ON	ON
S3	Low	High	ON	ON	OFF(High-Z)
S4/S5	Low	Low	OFF	OFF	OFF
Others	High	Low	OFF	OFF	OFF



Title		
<b>+1.8V_S5</b>		
Size	Document Number	Rev
	--	<b>A1A</b>
Page Modified: Friday, January 17, 2020		Sheet 40 of 54

DB

NOTE : , , FAE Low line & OCP & RC time

constant


1. EN & VID & VRHOT# & PG net name & pull high EE EE high EE EE
2. Pull high & Output name EE

(17,18,27,29,30,32,38,42,45,47)  
(5,9,23,24,47,48)  
(5,6,9,16,17,19,23,24,25,27,29,30,31,32,47)  
(16,28,37,38,39,40,42,43,48,49)

CPU\_CORE  
NB\_CORE  
+5V\_S5  
+1.8V  
+3V  
+VIN

41

## VCORE/VDDNB (ISL6277AHRZ-T and ISL6208CRZ-T)



Quanta Computer Inc.  
Project:


Title  
CPU\_CORE (ISL6277AHRZ-T)

Size Document Number

Page Modified: Friday, March 13, 2020

Sheet 41 of 54

Rev A




TDC = 51A  
EDC = 90A  
OCP = 117A  
Gain Factor : % ; A

(9,28,41,42) +CPU\_CORE  
(9,41) +NB\_CORE  
(16,28,37,38,39,40,41,42,48,49) +VIN


藍牙轉接器  
實際與BI進行刪除



1. 若開路可輸出請將電容  
CAP ELEC SMD 390U,2.5V (20%,105C,6.3\*5.8)  
P/N : CC7390JM202  
Footprint : ecap6d3s
2. 各輸出帶in 路徑法接  
尤其HASE1的輸出in 路徑接好
3. CPU Core Check  
需選CR 5%材料  
For AMD Gain setting
4. CPU Core 輸出到CPU 起越子  
並注意shape 包好Shape 不要有  
如經tardust 膜可有造成輸出
5. Output  
name 移與E 確認



**FP6\_Renoir 25W**  
**NB\_CORE**  
TDC = 13A  
EDC = 17A  
OCP = 22.5A  
Gain Factor : % ; A


**FP6\_Renoir 35W**  
**NB\_CORE**  
TDC = 15A  
EDC = 20A  
OCP = 26A  
Gain Factor : % ; A

 <b>Quanta Computer Inc.</b> <b>Project:</b>		
<b>Title</b> NB core 1Phase		
Size	Document Number	Rev A
Page Modified: Friday, January 17, 2020 Sheet 43 of 54		



**Quanta Computer Inc.**  
**Project: HP-MONK-P/D**


Title		<b>+VDDP (RT8068 &amp; AOZ2261)</b>	
Size	Document Number	Rev	A1A
Page Modified		Friday, January 17, 2020	
Sheet		44	of 54



Parameter	Symbol	Min	Typ	Max	Unit	Notes
Core Power 1	VDD1	1.70	1.80	1.95	V	1,2
Core Power 2 & CA Power	VDD2	1.06	1.10	1.17	V	1,2,3
I/O Buffer Power	VDDQ	0.57	0.60	0.65	V	2,3

### Table - Voltage Ramp Conditions

After...	Applicable Conditions
Ta is reached	VDD1 must be greater than VDD2
	VDD2 must be greater than VDDQ - 200mV





**PROJECT : LVC**  
**Quanta Computer Inc.**


Size	Document Number	Rev
	+1.8V_S5 (RT8068AZQW)	1A

Friday, January 17, 2020 11:01 AM 1 of 1


2019/05/09 by James Kuo  
Change +3VPCU from +3VS5




2019/05/09 by James Kuo  
Change +3VPCU from +3VS5






2019/05/09 by James Kuo  
Add +3VPCU switch to +3VS5




	<b>PROJECT :LS3</b>		
	<b>Quanta Computer Inc.</b>		
Size	Document Number	Rev	
BU2	Load switch IC (TPS22976)	1A	
Friday, Jan 17, 2020	SMR	68	

## 48



Page Modified: Friday, January 17, 2020	Sheet 48 of 54
---	----------------





PROJECT : LVC  
Quanta Computer Inc.

Size	Document Number	Rev
PTC Circuit		1A




## 56





System Power Sequence	
EC Control:	
T1: S3_ON TO EC_RSMRST# = 20ms	
T2: S3_ON TO MAIN_ON1=10ms	
T3: MAIN_ON1 TO MAIN_ON2 = 1ms	
T4: MAIN_ON2 TO VRON = 10ms	
T5: HWPB TO MPWRCK = 99ms	
Timing spec:	
T1 Spec: 10ms min	
Power Up Spec:	
Group A > Group B > Group C	
T6: FCH_PWRGD TO APU_PWRGD = 108.6-118.6 ms	
T7: APU_PWRGD TO PCIE_RST# = 114.2-124.2 ms	
T8: PCIE_RST# TO APU_RST# = 111.9-121.9 ms	
T9: FCH_PWRGD TO PCIE_REFCLK = 37.5-47.5 ms	

HP Restricted Secret



Power Delivery Map

